| Title: |
A vertically integrated pixel readout device for the Vertex Detector at the International Linear Collider |
| Authors: |
Deptuch, Grzegorz; Christian, David; Hoff, James; Lipton, Ronald; Shenai, Alpana; Trimpl, Marcel; Yarema, Raymond; Zimmerman, Tom |
| Contributors: |
United States. Department of Energy. |
| Source: |
Journal Name: Submitted to IEEE Trans. on Electron Devices |
| Publisher Information: |
Fermi National Accelerator Laboratory |
| Publication Year: |
2008 |
| Collection: |
University of North Texas: UNT Digital Library |
| Subject Terms: |
Instrumentation; 46 Instrumentation Related To Nuclear Science And Technology; Foundries; Functionals; Optimization; Physics Instrumentation; Construction; Design; Availability; Accuracy; Linear Colliders |
| Description: |
3D-Integrated Circuit technology enables higher densities of electronic circuitry per unit area without the use of nanoscale processes. It is advantageous for mixed mode design with precise analog circuitry because processes with conservative feature sizes typically present lower process dispersions and tolerate higher power supply voltages, resulting in larger separation of a signal from the noise floor. Heterogeneous wafers (different foundries or different process families) may be combined with some 3D integration methods, leading to the optimization of each tier in the 3D stack. Tracking and vertexing in future High-Energy Physics (HEP) experiments involves construction of detectors composed of up to a few billions of channels. Readout electronics must record the position and time of each measurement with the highest achievable precision. This paper reviews a prototype of the first 3D readout chip for HEP, designed for a vertex detector at the International Linear Collider. The prototype features 20 x 20 {micro}m{sup 2} pixels, laid out in an array of 64 x 64 elements and was fabricated in a 3-tier 0.18 {micro}m Fully Depleted SOI CMOS process at MIT-Lincoln Laboratory. The tests showed correct functional operation of the structure. The chip performs a zero-suppressed readout. Successive submissions are planned in a commercial 3D bulk 0.13 {micro}m CMOS process to overcome some of the disadvantages of an FDSOI process. |
| Document Type: |
article in journal/newspaper |
| File Description: |
14 pages; Text |
| Language: |
English |
| Relation: |
osti: 947203; https://digital.library.unt.edu/ark:/67531/metadc895736/; ark: ark:/67531/metadc895736 |
| Availability: |
https://digital.library.unt.edu/ark:/67531/metadc895736/ |
| Accession Number: |
edsbas.FD5C2C0D |
| Database: |
BASE |