Efficient Error Detection for Matrix Multiplication With Systolic Arrays on FPGAs
| Title: | Efficient Error Detection for Matrix Multiplication With Systolic Arrays on FPGAs |
|---|---|
| Authors: | Libano, F.; Rech, P.; Brunhaver, J. |
| Source: | IEEE Transactions on Computers IEEE Trans. Comput. Computers, IEEE Transactions on. 72(8):2390-2403 Aug, 2023 |
| Database: | IEEE Xplore Digital Library |