c2c-gem5: Full System Simulation of Cache-Coherent Chip-to-Chip Interconnects
| Title: | c2c-gem5: Full System Simulation of Cache-Coherent Chip-to-Chip Interconnects |
|---|---|
| Authors: | Alvarez, Luis Bertran; Chehaibar, Ghassan; Busch, Stephen; Benoit, Pascal; Novo, David |
| Source: | 2025 Design, Automation & Test in Europe Conference (DATE) Design, Automation & Test in Europe Conference (DATE), 2025. :1-7 Mar, 2025 |
| Relation: | 2025 Design, Automation & Test in Europe Conference (DATE) |
| Database: | IEEE Xplore Digital Library |