MarginCiM: A 1.22 PetaOps/W, 2.5GS/s, 2.5pJ/correlation Margin-Processing Compute-in-Memory Array for RF to Feature Conversion
| Title: | MarginCiM: A 1.22 PetaOps/W, 2.5GS/s, 2.5pJ/correlation Margin-Processing Compute-in-Memory Array for RF to Feature Conversion |
|---|---|
| Authors: | Rashed, K.; Undavalli, A.; Chakrabartty, S.; Nagulu, A.; Natarajan, A. |
| Source: | 2026 IEEE Custom Integrated Circuits Conference (CICC) Custom Integrated Circuits Conference (CICC), 2026 IEEE. :1-4 Apr, 2026 |
| Relation: | 2026 IEEE Custom Integrated Circuits Conference (CICC) |
| Database: | IEEE Xplore Digital Library |